

Attorney Docket No.: CYPR-CD00185

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s):

Warren Snyder, Craig Nemecek and Bert Sullam

RECEIVED

Serial No.:

09/975,030

Group Art Unit:

JAN 2 3 2007

Filed:

10/10/01

Examiner:

Technology Center 2100

Title:

EMULATOR CHIP-BOARD ARCHITECTURE AND INTERFACE

Form 1449

U.S. Patent Documents

H	Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date	
71		Α	6,144,327	11/07/00	Distinti et al.	341	126	08/12/97	
<u></u>	377	В	5,202,687	04/13/93	Distinti	341	158	06/12/91	
		C							
		۵							
		E							

Foreign Patent or Published Foreign Patent Application

1 ordigit 1 dictit of 1 dibitation 1 ordigit 1 dictit Application								
Examiner		Document	Publication	Country or		Sub-	Translation	
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	F							
	G		<u> </u>					
	Н		T				1	1

Related Pending US Patent Applications

	Examiner							
- /	Initial	No.	Docket Number, Title, Filing Date, Serial Number & Inventors					
	10 A	_	CYPR-CD00182; "IN-SYSTEM CHIP EMULATOR ARCHITECTURE"; 10/10/01; 09/975,115; Snyder et al.					
/								
/)	h La	, J	CYPR-CD00183; "CAPTURING TEST/EMULATION AND ENABLING REAL-TIME					
'	$W//\sqrt{2}$	Y	DEBUGGING USING FPGA FOR IN-CIRCUIT EMULATION"; 10/10/01; 09/975,104;					
			Snyder					
	(1)	K	CYPR-CD00184; "HOST TO FPGA INTERFACE IN AN IN-CIRCUIT EMUALTION					
			SYSTEM"; 10/10/01; 09/975,105; Nemecek					
		L	CYPR-CD00186; " METHOD FOR BREAKING EXECUTION OF TEST CODE IN A					
			DUT AND EMULATOR CHIP ESSENTIALLY SIMULTANEOUSLY AND					
	TVV	HANDLING COMPLEX BREAKPOINT EVENTS"; 10/10/01; 09/975,338; No						
			al.					
	Examiner ,		Date Considered > 10 2016					
	1		7-11-000					

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.